




### A bonus demo on texture memory

texobjdemo.cu

Simple texture memory example.

Array of numbers, accessed at non-integer coordinates.







## **Upcoming and ongoing labs**

Lab 4: Intro to CUDA, Mandelbrot

This week.

Lab 5: Image filtering.

Shared memory in focus!

Lab 6: Reduction and sorting with OpenCL.




### **Lecture questions**

1) How can you efficiently compute the average of a dataset with CUDA?

2) In what way does bitonic sort fit the GPU better than many other sorting algorithms?

3) What is the reason to use pinned memory?

4) What problem does atomics solve?





### Reduction

### Parallelizing problems of limited parallel nature

### Problem seen in Kesser 1.3.1.4 and 1.5.2-1.5.4 Global sum.



### **Examples of reduction algorithms**

Extracting small data from larger

- Finding max or min
- Calculating median or average
  - Histograms
  - **Common problems!**

# ISY, LiTH




# **Sequentially trivial**

Loop through data


Add/min/max, accumulate results

Fits badly in massive parallelism!






# In 2D, typically 4-to-1 per level Pyramid hierarchy










### **Tree-based approach**


# Each level parallel! Can be split onto large numbers of threads

### but

the parallelism is reduced for each level, and the results need to be reorganized to a smaller number of threads!










# Important note: You can not synchronize between blocks!

### Why?

 Complex hardware
 Risk for deadlock between blocks that are not simultaneously active

(Picture by Mark Harris, NVidia)






## Many important optimizations:

- Avoid "if" statements, divergent branches
  Avoid bank conflicts in shared memory
  Loop unrolling to avoid loop overhead
  - (classic old-style optimization!)



### Huge speed difference reported by Harris

	Time (2 <sup>22</sup> ints)	Bandwidth	Step Speedup	Cumulativ Speedup
Kernel 1: interleaved addressing with divergent branching	8.054 ms	2.083 GB/s		
Kernel 2: interleaved addressing with bank conflicts	3.456 ms	4.854 GB/s	2.33x	2.33
Kernel 3: sequential addressing	1.722 ms	9.741 GB/s	2.01x	4.68
Kernel 4: first add during global load	0.965 ms	17.377 GB/s	1.78x	8.34
Kernel 5: unroll last warp	0.536 ms	31.289 GB/s	1.8x	15.01
Kernel 6: completely unrolled	0.381 ms	43.996 GB/s	1.41x	21.16
Kernel 7: multiple elements per thread	<b>0.268 ms</b>	62.671 GB/s	1.42x	30.04







### **Alternative: Reduction in many levels**, but making sure idle threads are *dense*!

### With every other thread idle/finished half the performance.

With every other *warp* idle finished good performance!



ISY, LiTH						
	DVE	er				



ISY, LiTH						
etter!						
oalescing.						



## **Conclusions:**

- Multiple kernel runs for varying problem size
- Multiple kernel runs for synchronizing blocks
- Optimizing matters! Not only shared memory and coalescing!



### **Managed memory**

### Makes read/write memory as easy as constant!

### New, simpler Hello World!

#include <stdio.h>

```
const int N = 16;
const int blocksize = 16:
__global__
void hello(char *a, int *b)
a[threadIdx.x] += b[threadIdx.x];
```

```
int main()
printf("%s", a);
dim3 dimBlock( blocksize, 1 );
dim3 dimGrid(1, 1);
hello<<<dimGrid, dimBlock>>>(a, b);
cudaDeviceSynchronize(); // Synchronize
```

```
printf("%s\n", a);
return EXIT_SUCCESS;
```

```
__managed__ char a[N] = "Hello \langle 0 \rangle 0 \rangle 0 \rangle 0;
__managed__ int b[N] = \{15, 10, 6, 0, -11, 1, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0\};
```



### Managed memory

Managed memory must be declared managed\_

Memory accessible both from CPU and GPU.

Do not expect performance penalty (but always be ready for surprises).